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SUMMARY 
e report the design and characterisation of a 32x32 time 
to digital (TDC) converter plus single photon avalanche 
diode (SPAD) pixel array implemented in a 130nm imaging 
process. Based on a gated ring oscillator approach, the 10 bit, 
50µm pitch TDC array exhibits a minimum time resolution of 
50ps, with accuracy of ±0.5 LSB DNL and 2.4 LSB INL. 
Process, voltage and temperature compensation (PVT) is 
achieved by locking the array to a stable external clock. The 
resulting time correlated pixel array is a viable candidate for 
single photon counting (TCSPC) applications such as 
fluorescent lifetime imaging microscopy (FLIM), nuclear or 
3D imaging and permits scaling to larger array formats. 
 
I. INTRODUCTION 
The origins of modern time to digital conversion are 
rooted in nuclear science and aerospace activities of the 
1960’s [1] and today may be broadly classified into two 
groups: those whose time resolution is based on the minimum 
gate delay available in the process technology, and those 
achieving sub-gate delay resolution. The gate delay limit may 
be bettered by using Vernier delay lines (VDLs) [2], pulse 
shrinking [3] or by interpolative means [4]. Other members of 
this group implement time stretching [5] and time to 
amplitude converter (TAC) [6] approaches. TDC’s based on 
the minimum gate delay are classically based on clocked 
delay lines as presented in the hybrid approach of [7] which 
also utilises a single ended ring oscillator. Converters based 
on the ring oscillator approach [8,9] also belong to this group 
and is the chosen approach for this work based on their 
suitability for array implementation. The recent progress of 
implementation of SPADs in nanometer scale CMOS now 
makes it possible to integrate detector and converter functions 
on chip to create a monolithic TCSPC system. This work 
constitutes the largest single-chip array of TDCs so far 
reported. A new TDC architecture combining small area, low 
power consumption and scalability at moderate resolution 
(50ps) is discussed. 
 
 
   This work has been supported by the European Community within the Sixth 
Framework Programme IST FET Open Megaframe [“Million Frame Per 
Second, Time-Correlated Single Photon Camera”] project (contract No.  
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II. DESIGN 
As opposed to a stand-alone single TDC design, an 
arrayable architecture is a trade off between time resolution, 
word width, complexity, area, power consumption and 
accuracy. This is particularly evident when considering a 
structure that scales elegantly to large format arrays. Using ST 
Microelectronics’ 130nm, 4 metal CMOS Imaging process 
and 1.2V digital core, we employ a combined coarse-fine 
architecture. Coarse conversion is achieved by incrementing a 
ripple counter on every ring period, with fine conversion 
being decoded from the ‘frozen’ dynamic state of the internal 
nodes of the ring. The logic block generates ring oscillator 
differential control signals using only high-speed 
combinatorial logic to avoid flip-flop setup and hold 
violations. The block diagram of the TDC is shown in Fig.1. 
 
 
Figure 1: TDC Block Diagram 
 
The TDC is embedded with buffer memory, glue logic and 
SPAD to create a 50µm x 50µm time correlated imaging pixel 
shown in Fig. 2. 
 
Figure 2: Pixel Block Diagram 
 
Dynamic range can be doubled in an area efficient manner by 
adding one extra counter flip flop and pipeline memory 
element. The pixel design supports pipelined data readout and 
may be instantiated many times to create any desired array 
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format. The simplified timing of the pixel array operating in 
TCSPC reverse mode at 1Mfps is shown below in Fig. 3. 
 
Figure 3: TCSPC Timing Diagram 
 
Alternatively, the pixel can operate in time-uncorrelated mode 
by simply counting the number of photon events within a 
defined, variable exposure time. Verification of TCSPC mode 
included analysis of the special cases of photon arrivals in the 
first and last LSB bins, and no photon arrival. 
Two ring oscillator designs are implemented in the same 
array that trade off time resolution for power consumption, 
referred to henceforth as slow and fast TDCs. The ring 
oscillator circuit and layout are a critical to the timing 
resolution, linearity and power consumption of the converter. 
The simplified schematic of this cell is shown below in Fig. 4. 
Figure 4: Ring Oscillator Schematic 
 
A ‘power of 2’ number of differential elements is used which 
simplifies the fine state binary coding function without the 
need for look ahead logic on the last inverter [7]. Swapping 
polarity of feedback on the last stage ensures positive 
feedback oscillation. To minimise the impact of dominant 
supply noise induced jitter effects the cell is constructed from 
wide swing, differential inverters [10,11] with NMOS supply 
regulation as shown in Fig. 5. The regulation element also 
forms part of the global calibration function. A supply current 
of approximately 275µA peak per TDC is drawn only during 
the period of time that the pixel’s ring oscillator is on. The 
maximum duration for this is the frequency of the STOP 
signal. This gives a low average photon-irradiance dependent 
consumption profile, which is suited for low light intensity 
applications such as FLIM and permits scaling of the array to 
larger resolution formats. The distribution of high-speed 
clocks across the chip is avoided for reasons of high quiescent 
power consumption, array uniformity and image code droop. 
 
Figure 5: Regulated Differential Inverter Element 
 
Calibration is achieved by locking the mean array time 
resolution to a stable external clock source using the PLL like 
structure shown below in Fig. 6. 
 
 
Figure 6: PVT Calibration 
 
This structure utilises an embedded replica of the TDC ring 
oscillator. The locked-in VCO control voltage is broadcast 
across the chip to all ring oscillator supply regulation elements 
providing robustness to PVT variation and a means of 
resolution control without adding area inefficient capacitance 
to slow the oscillator [9]. The layout of a single pixel is shown 
below in Fig. 7 with the main sub-blocks identified. 
 
 
 
Figure 7: Pixel Layout 
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The pixel array is formed from two 32x16 sub arrays (slow 
and fast). Serialised 10-bit data is read out of two banks of 32 
high-speed single ended IO buffers at 160MHz for off chip 
analysis. On chip supply decoupling and the formation of a 
low voltage drop metal power grid are essential design 
features. 
III. TEST RESULTS 
The converters DNL and INL are computed over the full 
dynamic range using the code density test method [12] as 
shown in Fig. 8. A diffuse light source is used as uncorrelated 
optical stimuli to a statistically representative TDC array 
element. 
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Figure 8: TDCs DNL & INL 
 
TDC uniformity across the array is calculated as 1.8% 
FWHM with a standard deviation of 8 codes (0.9%). 
Uniformity is calculated at 85% of the full dynamic range 
from Fig. 9 below.  
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Figure 9: TDC Array Uniformity 
 
Pixel to pixel jitter variation is of prime concern for 
architectures based on arrays of ring oscillators. Mean jitter is 
calculated for each TDC converting a time period of 85% of 
the full dynamic range, at maximum ring oscillator speed as 
shown in Fig. 10. A mean jitter of 0.6 LSB is calculated for 
the slower of the two ring oscillator designs. The faster half-
array inherently has a smaller dynamic range and so 
accumulates less long-term jitter, yielding a mean uniformity 
of 0.3 LSB. 
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Figure 10: TDC Jitter Uniformity 
 
The global calibration function was verified as shown in 
Fig. 11. The stable reference PLL input frequency was 
progressively divided and the slow TDC resolution mapped. 
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Figure 11: Global Calibration Loop Response 
 
 This shows tracking between the reference PLL and TDC 
array over a range of input frequencies. When the array 
resolution cannot follow the ideal linear response of 
increasing input frequency the calibration system is out of 
lock. It can be seen that this function provides PVT resistant 
control equating to 3dB of TDC time resolution. 
 
The array power consumption graph shown in Fig. 12 
shows an offset due to the contribution of clock trees, readout, 
calibration block and I2C ancillary cells. The profile is linear 
with the number of pixels that have been excited by a photon 
arrival. This feature is extremely desirable for the low incident 
light level applications for which the device is intended and 
minimises the impact of thermal effects on the SPAD. 
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Figure 12: TDC Array Power Consumption Profile 
 
The device consumes an average 28µW (slow TDC) and 
38µW (fast TDC) per pixel at 1.2V supply, excluding 
ancillary cell and IO consumptions when converting a reverse 
mode 10ns test stimuli period. The user may configure the 
device to trade off resolution, dynamic range and power 
consumption to suit the application. It should be noted that IO 
is the dominating power consumer considering that the overall 
4.6 x 3.8mm device outputs a maximum 10.24Gbps. 
Fig. 13 shows a micrograph of the silicon chip with a 
zoomed in inset of a single TDC. This partly shows the wide, 
low resistance top metal power distribution strategy used to 
minimise I-R drops deep in the array.  
 
 
 
Figure 13: 32x32 SPAD-TDC Array Micrograph 
 
TABLE I: TDC-PIXEL PERFORMANCE SUMMARY 
Metric Value (slow, fast) Unit 
Technology 130nm, 4M-1P CMOS   
Word Length 10 bits 
Uniformity (σ) 8 (0.9%) LSB 
Jitter (mean) 0.6 LSB 
TDC Area 2200 µm2 
# Transistors 580 /pix 
DNL/INL ±0.5/2.4 ±0.4/1.4 LSB 
Resolution 178 52 ps 
Power Consumption1 28 38 µW 
Chip Data Rate2 5.12 Gbps 
Notes: 1:per pixel converting 10ns time period, not including array 
ancillary cells and chip IO; 2:on evaluation platform at 500k fps. 
IV. CONCLUSIONS 
 In this paper we have introduced the design and 
characterisation of a dense ring-oscillator based 32x32 TDC 
array with integrated SPADs to create a single chip TCSPC 
sensor implemented in a deep sub-micron Imaging CMOS 
process. The design balances area, power consumption and 
performance constraints to create a scalable architecture that 
is power efficient and is robust to process, supply and 
environmental effects. When coupled with an associated data 
processing platform (or as a future monolithic solution) this 
work enables low cost proliferation of a range of high-
resolution time resolved biological analyses and depth 
imaging applications. 
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